

Appln No. 09/916,557

Amdt date September 23, 2005

Reply to Office action of July 26, 2005

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (Currently Amended) A system for encrypting and decrypting data formed of a number of bytes using an encryption algorithm, comprising:

a system bus;

an encryption accelerator arranged to execute the encryption algorithm coupled to the system bus, the encryption accelerator including a state memory;

a system memory coupled to the system bus arranged to store a secret key array associated with the data; and

a central processing unit coupled to the system bus, wherein the state memory is initialized via hardware with an incrementing pattern without loading the incrementing pattern from an external memory.

2. (Original) A system as recited in claim 1, wherein the encryption accelerator includes a state memory that includes a plurality of state memory values each of which is associated with a particular state memory location.

3. (Previously Presented) A system as recited in claim 1, further comprising:

a storage unit coupled to the encryption accelerator arranged to store at least a portion of the data to be encrypted.

Appln No. 09/916,557

Amdt date September 23, 2005

Reply to Office action of July 26, 2005

4. (Original) A system as recited in claim 1, wherein the encryption algorithm is an ARCFOUR encryption algorithm.

5. (Previously Presented) A system as recited in claim 4, wherein the system encrypts the data using the ARCFOUR algorithm by, shuffling each of the plurality of state memory values from an original state memory location to a corresponding shuffled state memory location based upon the secret key array such that the shuffled state memory location is only known if the secret key array is known.

6. (Original) A system as recited in claim 5, wherein the shuffling operation comprises:

transferring the secret key array and an associated message data length into the encryption accelerator by way of the system bus thereby preserving central processing unit resources.

7. (Original) A system as recited in claim 6, wherein the shuffling is performed on the fly concurrently with the transferring.

8. (Original) A system as recited in claim 7, further comprising:

upon completion of the shuffling, the data to be encrypted is transferred to the encryption accelerator by way of the system bus such that for each byte of the data the encryption accelerator produces a corresponding byte from the state memory that is exclusive OR'd with the byte of data to be encrypted.

9. (Original) A system as recited in claim 1, further comprising an external memory coupled to the state memory arranged to store selected state memory values.

Appln No. 09/916,557

Amdt date September 23, 2005

Reply to Office action of July 26, 2005

10. (Original) A system as recited in claim 9, wherein the encryption accelerator is selectively operable in an Initial Mode and a Continuation mode wherein the Initial Mode the system operates in a sequential manner whereas in the continuation mode the state memory is reloaded with the stored state memory values.

11. (Currently Amended) An encryption accelerator arranged to encrypt and decrypt data formed of a number of bytes using an encryption algorithm, comprising:

a combinational logic block arranged to perform a pre-determined logic operation on selected input values;

a state memory array coupled to the combinational logic block arranged to store a plurality of state memory values; and

a state machine coupled to the combinational logic block and the state memory array that directs,

~~storing of~~ initializing via hardware an incrementing pattern in the state memory array without loading the incrementing pattern from an external memory,

performing a shuffling operation on the fly while concurrently retrieving a secret key associated with the data, wherein the shuffling operation includes moving each of the plurality of state memory values based upon the secret key,

byte-wise transferring the data to the combinational logic block as a first input value,

transferring a corresponding state memory value to the combinational logic as a second input value,

logically operating on the first and second input values by the combinational logic to form an encrypted data byte, and outputting the encrypted data byte.

Appln No. 09/916,557

Amdt date September 23, 2005

Reply to Office action of July 26, 2005

12. (Previously Presented) An accelerator as recited in claim 11, wherein the encryption algorithm is an ARCFOUR algorithm.

13. (Original) An accelerator as recited in claim 12, wherein the accelerator is coupled to a system memory arranged to store the secret key and wherein the accelerator is coupled to a CPU in such a way that the accelerator operates to encrypt the data so as to preserve CPU resources.

14. (Original) An accelerator as recited in claim 13, where the CPU is coupled to the accelerator and the system memory by way of a system bus.

15. (Original) An accelerator as recited in claim 11, further comprising an input latch coupled to the state machine, the state memory array, and the combinational logic block arranged to store the data to be encrypted.

16. (Original) An accelerator as recited in claim 11, further comprising an output latch coupled to the state machine, the state memory array, and the combinational logic block arranged to store the encrypted data.

17. (Original) An accelerator as recited in claim 11, wherein the logic function is an exclusive OR logic function.

18. (Original) An accelerator as recited in claim 14, wherein the data to be encrypted is passed to the input latch by way of the system bus as directed by the CPU.

Appln No. 09/916,557

Amdt date September 23, 2005

Reply to Office action of July 26, 2005

19. (Original) An accelerator as recited in claim 18, wherein the encrypted data is passed to external circuitry as directed by the CPU by way of an output node coupled to the system bus.

20. (Original) An accelerator as recited in claim 11, wherein the accelerator further includes a first index counter and a second index counter each of which is connected to and directed by the state machine.

21. (Original) An accelerator as recited in claim 11, wherein the accelerator is included in a computing device.

22. (Previously Presented) An accelerator as recited in claim 21, wherein the computing device is connected to one of the computing devices of the network, wherein the accelerator encrypts a sent message sent to at least one of the network of computing devices and wherein the accelerator decrypts a received message from at least one of the network computing devices.